04.03 00

THOMASON, MOSER & PATTERSON, LLP

ATTORNEYS AT LAW

THE GALLERIA
2 BRIDGE AVENUE
POST OFFICE BOX 8160
RED BANK, NEW JERSEY 07701

TELEPHONE (732) 530-9404
TELEFAX (732) 530-9808
WORLD WIDE WEB www.thomason-moser.com

PATENT APPLICATION

Assistant Commissioner for Patents
Box **Patent Application**
Washington, D. C. 20231

Sir:

Enclosed herewith for filing is the following **utility patent application which claims priority to U.S. Provisional Patent Application No. 60/170,287 filed December 10, 1999.**

Applicant(s)	Stephen R. Vogel, et al.
Title of application	METHOD AND APPARATUS OF LOAD SHARING AND IMPROVING FAULT TOLERANCE IN AN INTERACTIVE VIDEO DISTRIBUTION SYSTEM
Pages of specification:	32 (24 + 7 pages of claims and 1 page abstract)
Sheets of drawings:	4
Executed on:	March 22, 2000 Docket No.: DIVA 244

PATENT APPLICATION FILING FEE CALCULATION

	No. Filed	Less	Rate/Claim	Fee
Total Claims	25	-20	5 x $18.00	$ 90.00
Independent Claims	5	- 3	2 x $78.00	$156.00
	Minimum Filing Fee			$690.00
	Multiple Dependency Fee (if applicable - $260.00)			$ 00.00
Total Filing Fee (Large Entity)				$936.00
	50% Reduction for Small Entity (Independent Inventor, Non-profit Corporation, or Small Business Concern) - appropriate verified statement attached			- $468.00
	TOTAL FILING FEE DUE			$468.00

3040 POST OAK BLVD, HOUSTON
TEL. (713) 623-4844
FAX (713) 623-4846

2033 GATEWAY PL., SAN JOSE
TEL. (408) 573-1100
FAX (408) 573-1101

11855 COMMONWEALTH DR., LOUISVILLE
TEL. (502) 266-9404
FAX (502) 266-9480

Kindly charge the entire and/or any additional filing fee, as appropriate, to deposit account number 20-0782. To facilitate that charge, a duplicate copy of this letter is enclosed herewith.

Also enclosed herewith for filing in connection with the enclosed application are:

_____Oath;
XX Declaration and Power of Attorney;
_____Disclosure Statement;
_____Letter referencing previously filed disclosure document; number _____ filed _____;
XX Verified Statement claiming small entity status;
XX An assignment of the application to: DIVA Systems Corp.
XX Claim(s) to priority

Serial Number	Filing date
60/170,287	12/10/99

_____A certified copy of a _____ patent application or inventor's certificate, filed _____ and serial no. _____, upon which a claim to priority is made;
_____Other: _____

Respectfully submitted,

3/31/00

E Wall

Eamon J. Wall, Attorney
Reg. No. 39,414

Thomason, Moser & Patterson, LLP
Attorneys at Law
2-40 Bridge Avenue
P.O. Box 8160
Red Bank, NJ 07701

*****EXPRESS MAIL CERTIFICATION*****

"Express Mail" mailing label number: EL485965928US
Date of deposit: 3/31/00

I hereby certify that this patent application and related papers is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

Michael Civil
Signature of person mailing paper or fee

Michael Civil
Name of person mailing paper or fee

VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) AND 1.27 (c)) - SMALL BUSINESS CONCERN	Docket No. DIVA 244

Serial No.	Filing Date	Patent No.	Issue Date

Applicant/ Patentee: **Stephen R. Vogel, et al.**

Invention: **METHOD AND APPARATUS OF LOAD SHARING AND IMPROVING FAULT TOLERANCE IN AN INTERACTIVE VIDEO DISTRIBUTION SYSTEM**

I hereby declare that I am:

- ☐ the owner of the small business concern identified below:
- ☒ an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF CONCERN: **DIVA Systems Corporation**

ADDRESS OF CONCERN: **800 Saginaw Drive, Redwood City, CA 94063**

I hereby declare that the above-identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees under Section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the above identified invention described in:

- ☒ the specification filed herewith with title as listed above.
- ☐ the application identified above.
- ☐ the patent identified above.

If the rights held by the above-identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed on the next page and no rights to the invention are held by any person, other than the inventor, who could not qualify as an independent inventor under 37 CFR 1.9(c) or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e).

Each person, concern or organization to which I have assigned, granted, conveyed, or licensed or am under an obligation under contract or law to assign, grant, convey, or license any rights in the invention is listed below:

☒ no such person, concern or organization exists.
☐ each such person, concern or organization is listed below.

FULL NAME _____
ADDRESS _____
☐ Individual ☐ Small Business Concern ☐ Nonprofit Organization

FULL NAME _____
ADDRESS _____
☐ Individual ☐ Small Business Concern ☐ Nonprofit Organization

FULL NAME _____
ADDRESS _____
☐ Individual ☐ Small Business Concern ☐ Nonprofit Organization

FULL NAME _____
ADDRESS _____
☐ Individual ☐ Small Business Concern ☐ Nonprofit Organization

Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING: **STEPHANIE A. STORMS**

TITLE OF PERSON SIGNING OTHER THAN OWNER: **Senior Vice President & General Counsel**

ADDRESS OF PERSON SIGNING: **c/o DIVA Systems Corporation**
800 Saginaw Drive
Redwood City, CA 94063

SIGNATURE: Stephanie A. Storms DATE: 3/12/00

METHOD AND APPARATUS OF LOAD SHARING AND IMPROVING FAULT TOLERANCE IN AN INTERACTIVE VIDEO DISTRIBUTION SYSTEM

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 60/170,287, filed December 10, 1999, which is hereby incorporated herein by reference in its entirety.

BACKGROUND OF THE INVENTION

1. Field of Invention

The present invention relates to an interactive video distribution system. More particularly, the invention relates to a method and apparatus for increasing the fault tolerance at each of a plurality of head-ends in an interactive video distribution system.

2. Description of the Background Art

Video distribution systems established by a service provider typically utilize a plurality of cable head-ends. A head-end serves as a distribution point for a designated "neighborhood" of subscribers. Subscriber requests for video information such as movies, are made by a subscriber using a remote control device to select from a menu of available titles displayed on a display device. After selection by a subscriber, a request for the selected video information is sent to the local head-end supporting the subscriber.

The requested video information is then transmitted from the head-end to the subscriber for viewing. A typical head-end comprises a video server system that contains subsystems for managing, storing and distributing the video content.

In a system comprising a large number of subscribers, each head-end experiences a substantial level of activity. This typically results in delays in responding to subscriber requests. In addition, data processing and/or transmission errors increase as the demand placed upon the head-end increases. For example, physical hardware errors due to component failures, may result in unacceptable viewing experiences for the subscriber. In some circumstances, a single point of failure may occur that compromises the entire head-end, thereby disrupting video sessions to most, if not all of the subscribers coupled to that particular head-end.

Therefore, it is seen to be desirable to provide more robust head-end functionality within an information distribution system such that delivery of services to subscribers is enhanced. Specifically, it is seen to be desirable to distribute head-end processing functions among a plurality of head-end devices in such a manner as to increase fault tolerance and, ideally, to reduce any single point of failure.

SUMMARY OF INVENTION

The disadvantages heretofore associated with the prior art are overcome by the present invention of an apparatus and method having improved fault tolerance suitable for use in an interactive information distribution system. The apparatus comprises a server having a plurality of server modules coupled to a video switch, and a plurality of head-end controllers, each coupled to each one of the server modules via at least two signal paths. Communications between each of the head-end controllers and each of the server modules are coincidentally sent along at least two signal paths to provide additional fault tolerance in the event one of the signal paths becomes inoperative.

Additionally, the video switch comprises a plurality of I/O ports coupled to the plurality of server modules and a plurality of subscriber equipment. The video switch is capable of transferring video information between the server and the subscriber equipment. A primary and a secondary switch controller are coupled between the head-end controllers and the plurality of I/O ports. The primary switch controller is used for routing data packets containing the video information between the plurality of I/O ports. The secondary switch controller monitors status of the I/O ports and initiates a switch over event in an instance where the primary switch controller exhibits a failure.

A method of providing improved fault tolerance comprises asserting a switch controller READY signal upon completing boot-up at each switch controller, and then performing a self-diagnostic test at each switch controller. Upon passing such self-diagnostic tests, each switch controller asserts a switch controller OK signal, and then the primary switch controller indicates its functionality by asserting a respective ONLINE signal. The secondary switch controller monitors status of the I/O ports and primary switch controller, and initiates a switchover event in an instance where the primary switch controller is determined to be inoperable. The secondary switch controller

thereafter serves as the primary switch controller. Thus the apparatus and method advantageously increases the fault tolerance at the head-end through redundancy of hardware and software at a head-end. In this manner, a single point of failure at a head-end of an interactive information distribution system may be averted.

BRIEF DESCRIPTION OF THE DRAWINGS

The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings, in which:

FIGS. 1A and 1B together depict a high-level block diagram of an interactive information distribution system;

FIGS. 1C and 1B together depict a high-level block diagram of a second embodiment of an interactive information distribution system;

FIG. 2 depicts a flowchart of a first method that facilitates fault tolerance at a head-end of an interactive information distribution system;

FIG. 3 further depicts a block diagram of a video switch as shown in FIG. 1A;

FIG. 4 depicts a block diagram of an I/O port of the video switch;

FIG. 5 depicts a flowchart of a second method that facilitates fault tolerance at a head-end of an interactive information distribution system;

FIG. 6 depicts a flowchart of a method for switchover in the event of a switch controller failure;

FIG. 7 depicts a flowchart of a method for testing an in-band signal path of a switch; and

FIG. 8 depicts a flowchart of a method for testing an out-of-band signal path of a switch.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures.

DETAILED DESCRIPTION OF THE INVENTION

In an interactive information distribution system, duplicate devices are deployed within each head-end of the interactive information distribution system to provide

redundancy and thereby diminish the likelihood of a single point of failure. FIGS. 1A and 1B together depict a high-level block diagram of an interactive information distribution system.

The interactive information distribution system 100 of FIGS. 1A and 1B comprises a head-end 101, a transport subsystem or network 110 and subscriber equipment 124. The head-end 101 receives subscriber requests for information such as movies or other content, and responsively provides or "streams" the content in the form of packetized data to the appropriate subscriber equipment 124 via the transport network 110.

A plurality of subscriber equipment 124-1 through 124-x (collectively subscriber equipment 124) each comprise a set-top box (STB) 118, an input device (e.g., remote control) 120 and a display device 122. Communications between the head-end 101 and the subscriber equipment 124 are transmitted across a transport system network 110 by either cable or telephone transport mediums.

The transport network 110 is typically, but not exclusively, a bi-directional, hybrid fiber-coax cable network. Depending upon the fiber node size, one embodiment of the invention utilizes two to five conventional cable channels (e.g., 6 MHz bandwidth channels). Each channel is capable of down streaming up to 10 streams of video information per channel at the same time. Assuming a 10 to 1 concentration, i.e., not all subscribers are viewing at the same time, then approximately 20,000 potential subscribers may be connected to a server 102 at a head-end 101.

A single set top box can be used to receive all the cable services provided by the network. The set top boxes also provide interactive control of the information presentation. The presentation is controlled via the input device 120, e.g., an infrared (IR), radio frequency (RF), or some other remote control unit. The information, e.g., audio, video, still photographs, graphics, and other multimedia programs and the like are portrayed on the display device 122 such as a television, video monitor, stereo system, and the like.

The head-end 101 of the interactive information distribution system 100 comprises a stream server 102, at least two head-end controllers 130-1 and 130-2

(collectively head-end controllers 130), and a plurality of access controllers (AC) 140-1 through 140-m (collectively access controllers 140).

The stream server 102 comprises a plurality of server modules 106_1 through 106_p (collectively server modules 106) coupled to a video switch 113 via signal paths 321_1 through 321_p. Each of the server modules 106 comprises at least one processor 115, memory 117, a plurality of storage devices 116, input/output devices and other processing circuitry (not shown) for processing video information. The plurality of storage devices 116 are coupled to each server module 106 of the stream server 102, thereby collectively providing a repository of video assets that are available for request by the subscribers. The plurality of storage devices 116 typically contains thousands of video assets from which the subscriber may choose their programs.

The stream server 102 is coupled to each head-end controller 130 through at least two switches 144_1 and 144_2 (collectively switches 144) via signal paths 111_1 through 111_q (collectively signal paths 111) to provide redundant paths for communications of command information between the stream server 102 and each head-end controller 130. In one embodiment of the invention, Ethernet switches 144 and signal paths 111 are utilized. However, it should be understood that a person skilled in the art will appreciate that other types of signal paths 111 and switches 144 (e.g., asynchronous transport mode ATM switching) may be utilized between the stream server 102 and head-end controllers 130.

In particular, each of the server modules 106 is coupled to each Ethernet switch 144_1 and 144_2 via two signal paths 111. Furthermore, each head-end controller 130_1 and 130_2 is coupled to each Ethernet switch 144_1 and 144_2 via signal paths 119_1 through 119_v.

For example, the first server module 106_1 is coupled to the first Ethernet switch 144_1 via signal path 111_1 and also coupled to the second Ethernet switch 144_2 via signal path 111_5. Similarly, the primary head-end controller 130_1 is coupled to the first Ethernet switch 144_1 via signal path 119_1 and the second Ethernet switch 144_2 via signal path 119_2. Thus, the coupling of each server module 106 through the Ethernet switches 144_1 and 144_2 in this manner, increases fault tolerance at the head-end 101 by providing redundant communication paths between each server module 106 and head-end controller 130.

The head-end controllers 130 control a video session for a subscriber. In particular, the head-end controllers 130 control the interaction and streaming of video information between the stream server 102 at the head-end 101 and the subscriber equipment 124. The number of head-end controllers 130 is proportional to the number of subscribers being serviced by the system. Each head-end controller can generally service up to 2,500 subscribers. Additional head-end controllers 130 may be added to a head-end 101 as required.

The plurality of access controllers 140 are coupled to each of the head-end controllers 130. This coupling 112 may illustratively be Ethernet or fiber channel cabling. Additionally, each access controller 140 is coupled to the cable transport subsystem 110. The access controllers 140 control the provisioning of video information between the stream server 102 and subscriber equipment 124. A person skilled in the art will understand that other devices capable of transmitting packetized streams of data to and from a set-top box 118 may be utilized. The video stream server 102 is coupled to each access controller 140 via the video switch 113 to provide a plurality of packetized data streams via a signal path 104 and a synchronization clock signal via signal path 103. The packetized data streams contain isochronous information as well as movies or other video assets retrieved from the video content storage device 116.

The utilization of redundant Ethernet switches 144 and multiple signal paths 111 and 119 between the server modules 106 and head-end controllers 130 diminishes the likelihood of a single point of failure as between each head-end controller 130 and server module 106. FIG. 2 depicts a flowchart of a first method that facilitates fault tolerance at a head-end of an interactive information distribution system. The first method 200 provides alternate routes for communications between the head-end controllers 130 and the stream server 102.

The first method 200 starts at step 201, and proceeds to step 202 where the active (primary) head-end controller sends two messages having the same information to the particular server module containing the video information requested by a subscriber. The head-end controller identifies each message with a tag, which is continually incremented every time a new message is transmitted. In this manner, the head-end controller may track each message and response. In step 204, each message is routed through a different

Ethernet switch via a different signal path. Thus, both messages are sent to the same destination, i.e., server module, but through alternate, redundant signal paths.

In step 206, the recipient server module responds to the incoming message from the head-end controller that arrives first, and then in step 208, the second incoming message is ignored by the server module. The first method 200 then proceeds to step 210.

In step 210, the recipient server module sends an acknowledgement message to the head-end controller. In step 212, the server module sends the acknowledgement message along the same signal paths that the incoming message was received. Specifically, two acknowledgement messages are sent. One message is routed through the first Ethernet switch, and the second acknowledgment message is routed through the second Ethernet switch. In step 214, the head-end controller will accept the first acknowledgement message to arrive, and then ignore the second acknowledgement message. In this manner, should one signal path fail between the head-end controller and plurality of server modules, then the redundant signal path (e.g., Ethernet switch) will carry the messages sent between the head-end controller and each server module.

Referring back to FIGS. 1A and 1B, illustratively, when the primary head-end controller 130_1 communicates with the first server module 106_1 two messages will be sent. The first message will be sent across signal path 119_1, through the first Ethernet switch 144_1, and then to the first server module 106_1 via signal path 111_1.

Similarly, the second message will be sent across signal path 119_2, through the second Ethernet switch 144_2, and then to the first server module 106_1 via signal path 111_5. If either the first Ethernet switch 144_1, or corresponding signal paths 111_1 or 119_1 fail after the primary head-end controller 130_1 sends the messages, then the message passing through the second Ethernet switch 144_2 will be received by the first server module 106_1.

Likewise, the two acknowledgement messages from the first server module 106_1 are sent back along the same paths through both Ethernet switches 144 and signal paths 111 and 119 to the head-end controller 130_1. Thus, if a failure occurs on any one signal path or Ethernet switch after the acknowledgment by the server module 106_1, then the redundant signal path and/or Ethernet switch will prevent a single point system failure during a subscriber session. Referring back to FIG. 2, in step 212, the first method 200

ends, until the next message is sent by the head-end controller, wherein the first method 200 is repeated.

Another aspect of the head-end 101 of the interactive information distribution system 100 that may be susceptible to a single point failure is the video switch 113. A single point failure at a switch controller could result in the termination of any of the video sessions being provided by the stream server 102 to the subscribers. By adding an additional switch controller to the video switch, a single point of failure resulting in video session termination may be abated.

Referring to FIGS 1A and 1B, the video switch 113 comprises a plurality of switch input/output boards 320_1 through 320_y (collectively I/O ports 320). Coupled to each of the plurality of I/O ports 320 are at least two switch controllers 310_A and 310_B (hereinafter SWC-A and SWC-B, and collectively switch controllers 310).

In the preferred embodiment, there are two switch controllers 310, where one serves as a primary and the other serves as a secondary switch controller, illustratively 310_A and 310_B, respectively. Furthermore, the server 102 comprises 8 server modules 106 plus the video switch 113, preferably having 16 I/O ports 320. Eight of the I/O ports 320 are used to couple the server modules 106 to the video switch 113 via bi-directional signal paths 321_1 through 321_p. Moreover, the remaining eight I/O ports 320 are used to couple the video switch 113 to each of the access controllers 140 via bi-directional signal paths 103 and 104.

The access controllers 140 transmit and receive packetized information to and from the subscriber equipment 124. In this manner, a subscriber may send a request for video information to the head-end 101 and each server module 106 may then stream packetized video information via the switch 113, to the access controllers 140 for further distribution to the subscribers.

FIG. 3 further depicts a block diagram of the video switch as shown in FIG. 1. Specifically, in a preferred embodiment, the video switch 113 comprises a switch controller "SWC-A" 310_A and a switch controller "SWC-B" 310_B (collectively switch controllers 310), where one of the switch controllers 310 serves as a primary switch controller and the other as a secondary switch controller. However, a person skilled in the art will recognize that more than two switch controllers 310 may be utilized.

Each switch controller 310 comprises a switch processor 302_A and 302_B, a switch matrix IC 306_A and 306_B (collectively switch matrix IC's 306), and a SWC_OK timer 304_A and 304_B. The primary switch controller 310 directs the flow of in-band (IB) information through a plurality of I/O ports 320_1 through 320_y (collectively I/O ports 320) that serve as a routing conduit between the server modules 106 and the plurality of access controllers 140.

Referring back to FIG. 1A, each switch controller 310 is coupled to each head-end controller 130 by way of each Ethernet switch 144_1 and 144_2, via signal paths 317_A and 317_B, respectively, and signal paths 119. The switch controllers 310 are coupled to the head-end controllers 130 to exchange communications regarding control information, updating address tables, and providing status of the I/O ports 320. During operation, communications occur between the primary head-end controller 130_1 and the primary switch controller, e.g., SWC-A 310_A. The secondary switch controller SWC-B 310_B remains idle with regard to the in-band data until switchover occurs, at which time the secondary switch controller assumes the role as the primary switch controller.

For example, messages between the switch controller SWC-A 310_A and the primary head-end controller 130_1 may be sent bi-directionally via signal path 317_A, through the first Ethernet switch 144_1, and then through signal path 119_1. Similarly, messages between the switch controller SWC_B 310_B and the primary head-end controller 119_1 may be sent bi-directionally via signal paths 317_B, through the second Ethernet switch 144_2, and then through signal paths 119_V.

Referring to FIG. 3, both switch controllers 310 communicate with each other through serial paths SERIAL_A 303_A and SERIAL_B 303_B. In the event the primary switch controller SWC-A 310_A becomes inoperative, communications between each of the switch controllers via such SERIAL paths 303 permits the secondary switch controller SWC-B 310_B to recognize the non-operation of the primary switch controller 310_A, and then initiate a switchover event. Thus, redundant signal paths are provided between the head-end controllers 130 and the primary and secondary switch controllers 310.

Alternatively, FIGS. 1C and 1B together depict a high-level block diagram of a second embodiment of an interactive information distribution system. In particular, the

second embodiment is similar to the first embodiment depicted in FIGS. 1A and 1B together, except for the coupling of the switch controllers 310 to the head-end controllers 130.

Specifically, in FIG. 1C, each switch controller 310 is coupled to each head-end controller 130 by way of each switch 144_1 and 144_2, via two pairs of signal paths 317_{A1} and 317_{A2}, and 317_{B1} and 317_{B2}, respectfully, and signal paths 119. The switch controllers 310 are coupled to the head-end controllers 130 to exchange communications regarding control information, updating address tables, and providing status of the I/O ports 320. The secondary switch controller 310 remains idle with regard to the in-band data, until it directs a switchover and assumes the role as the primary switch controller.

For example, messages between the primary head-end controller 130_1 and the primary switch controller SWC-A 310_A are sent via signal paths 119_1 and 119_2 to the first and second switches 144_1 and 144_2 respectfully, and then through signal paths 317_{A1} and 317_{A2}, respectively. Similarly, communications from the primary switch controller 310_A to the primary head-end controller 130_1 use the same path in the opposite direction. The first message to arrive to the destination is accepted, while the later message is ignored. Likewise, communications between the secondary switch controller 310_B are performed in a similar manner. Thus, redundant signal paths are provided between the head-end controllers 130 and the primary and secondary switch controllers 310.

FIG. 4 depicts a block diagram of an I/O port of the video switch. Specifically, each of the plurality of I/O ports 320 comprises memory 422, i.e., RAM, and a plurality of control registers 426. Furthermore, each of the control registers 426 is coupled to an in-band (IB) port (e.g., watchdog) timer 428, an out-of-band (OOB) bus (e.g., watchdog) timer 430, and at least one status register 424. Both the primary and secondary switch controllers 310_A and 310_B are coupled to each I/O port 320 via a plurality of IB signal paths 315_A and 315_B and OOB signal paths 317_A and 317_B.

FIG. 7 depicts a flowchart of method 700 for testing an in-band signal path of a switch. The reader is encouraged to view FIGS. 3 and 4 in conjunction with FIG. 7. The method 700 begins at step 701, and proceeds to step 702 where the plurality of control registers 426 are used to set a frequency of pinging between each of the I/O ports 320 and thereafter enable the IB timer 428.

In step 704, pinging between I/O ports 320 is performed to periodically test in-band (IB) communications between each I/O port 320 via the IB signal paths 315_A and 315_B. A pinging message is illustratively sent from an originating I/O port 1 320_1 to the switch matrix 306_A of the primary switch controller 310_A via signal path IB-A 315_A. The switch matrix 306_A then forwards the pinging message to a second I/O port, e.g., I/O port 2 320_2 via the signal path IB-A 315_A. In step 706, the recipient I/O port 2 320_2 then sends an acknowledgement signal back to the originating I/O port 1 320_1 via the switch matrix 306_A of the primary switch controller 310_A over signal path IB-A 315_A.

Thus, each of the I/O ports 320 periodically sends out a message to another I/O port 320 and responds with an acknowledgement upon receiving such message. In the preferred embodiment having 16 I/O ports 320, an I/O port 320 pings another I/O port 320, illustratively, every 5 milliseconds. However, a person skilled in the art will appreciate that the IB port timers 428 of the I/O ports 320 may be set to other pinging frequencies as required.

During operation, in an exemplary embodiment I/O port 1 320_1 pings I/O port 2 320_2 first, then 5 milliseconds later pings I/O port 3 320_3, then 5 milliseconds later pings I/O port 4 320_4, and continues in this manner through I/O port 16 320_{16} before repeating the cycle, i.e., a "round robin" process. . In addition, the other I/O ports 2 through 16 320_2 through 320_{16} are likewise pinging one another in a similar manner. Furthermore, a few fractions of a millisecond after each ping is sent, 16 acknowledgements are being sent from the recipient I/O port 320 back to the originating I/O port. Once an I/O port has consecutively pinged the other 15 I/O ports, a cycle has been completed. Thus, during each 5-millisecond interval, 16 individual pings and corresponding acknowledgements are being passed through the switch matrix 306_A of the primary switch controller 310_A. Therefore, during the course of one complete cycle (i.e., 75 milliseconds) the switch matrix 306_A functions as a 16x16 array, and will have transferred 240 pings and 240 acknowledgement signals.

The IB port timer 428 is illustratively a watchdog timer. The IB port timer 428 counts time based upon the frequency of pinging, which is set via the control registers 426. Therefore, in this instance, the originator I/O port 1 320_1 has less than the 75

milliseconds to receive such acknowledgement signal before the originator I/O port 1 320_1 pings the same recipient I/O port once again.

In step 708, the method 700 determines whether the IB port timer 428 has elapsed, i.e., whether 75 millisecond cycle elapsed without the originating I/O port 1 320_1 receiving the acknowledgement signal. If, in step 708, the IB port timer 428 has not lapsed, then the method 700 proceeds to step 712. If, however, in step 708 the IB port timer 428 has lapsed, then the method proceeds to step 710, where the control registers 426 set a flag, i.e., an error bit in the status registers 424 of the originator I/O port 1 320_1.

In step 712, the offline secondary switch controller 310_B periodically reads the status registers 424 of each I/O port 320 and then the method 700 proceeds to step 714. In step 714, the method 700 determines whether the in-band signal path 315 is operational between the I/O ports 320. In particular, an absence of any error bits set in the status registers 424 of the respective I/O ports 320 indicates an operational in-band signal path 315. The frequency in which the secondary switch controller 310_B periodically reads the status registers 424 of each I/O port 320 is independent of the in-band pinging that occurs between the I/O ports 320, and may be set (e.g., every 300 milliseconds) by a systems administrator as desired.

In step 714, the secondary switch controller 310_B reads the status registers 424 of the I/O ports 320 to determine if some (e.g., at least two) or all of the I/O ports 320 have asserted an error bit in their respective status registers 424. The method 700 then proceeds to step 716, where the secondary switch controller 310_B assumes the primary switch controller 310_A (e.g., switch matrix 306_A) is inoperable. Thus, in step 716, the secondary switch controller 310_B will initiate a switchover and thereby serve as the primary switch controller for the switch 113.

Alternately, if in step 714, if none or only a single I/O port 320 has an error bit set in its respective status register 424, then no switchover will occur. The secondary switch controller 310_B treats the single error bit as an aberration instead of a failure flag and instruct the control registers 426 of that particular I/O port 320 to reset the status register. As such, the method proceeds to step 704, and continues to test the in-band signal path 315_A between the I/O ports 320. In step 718, the method 700 ends and a redundant

method is thereby implemented for confirming that the switch matrix 306_A and the in-band paths 315_A between each I/O port 320 are operational.

FIG. 8 depicts a flowchart of a method 800 for testing an out-of-band signal path of a switch. The reader is encouraged to view FIGS. 3 and 4 in conjunction with FIG. 8. Fault tolerance of the switch may be improved by periodically testing the out-of-band (OOB) signal path 317 between the primary switch controller 306_A and each of the I/O ports 320.

The method 800 begins at step 801, and proceeds to step 802 where the primary switch controller 310_A sets the frequency in which the primary switch controller 310_A pokes the I/O ports 320. In step 804, the primary switch controller 310_A periodically pokes (i.e., reads from or writes to) the I/O ports 320 via the OOB signal path 317. Furthermore, in the preferred embodiment, the primary switch controller 310_A pokes the I/O ports 320 by broadcasting to each of the I/O ports 320 concurrently. However, another embodiment of the invention contemplates that each I/O port 320 may be poked on a consecutive basis, i.e., one at a time.

In step 806, each time the primary switch controller 310_A writes to the control registers 426 of the I/O ports 320, the control registers 426 reset the OOB bus timers 430. Thus, in steps 802 through 806, the primary switch controller 310_A periodically pokes the control registers 426, which in turn resets the OOB bus timer 430.

In step 808, the method 800 queries whether the OOB bus timers have lapsed. If the query of step 808 is negatively answered, i.e., the OOB bus timers 430 have not elapsed or "timed out", then the method 800 proceeds to step 812. If, however, in step 808 the query is affirmatively answered, then a failure has occurred, i.e., the primary switch controller 310_A will have failed to poke the I/O ports 320 over the OOB signal path 317 during the next poking interval. In other words, the OOB bus timers 430 have timed out before the primary switch controller 310_A pokes the I/O ports 320 again. In this instance, the method proceeds to step 810 where the control registers 426 enter an error bit in the status registers 424 of the I/O ports 320 that have not been poked in a timely manner. Since the poking is broadcasted to all of the I/O ports 320 in the preferred embodiment, the status registers 424 in each of the 16 I/O ports 320 will thereby have an error bit set. The method 800 then proceeds to step 812.

In step 812, the offline secondary switch controller 310_B periodically reads the status registers 424 of each I/O port 320, and then the method 800 proceeds to step 814. In step 814, the method 800 determines whether the out-of-band signal path 317_A is operational between the primary switch controller 310_A and the plurality of I/O ports 320, i.e., there are not any error bits set in the status registers 424 of the respective I/O ports 320. The frequency in which the secondary switch controller 310_B periodically reads the status registers 424 of each I/O port 320 is independent of the out-of-band poking that occurs between the primary switch controller 310_A and the plurality of I/O ports 320. Such frequency may be set (e.g., every 300 milliseconds) by a systems administrator as desired.

In step 814, the secondary switch controller 310_B reads the status registers 424 of the I/O ports 320 to determine if some (e.g., at least two) or all of the I/O ports 320 have asserted an error bit in their respective status registers 424. The method 800 then proceeds to step 816, where the secondary switch controller 310_B assumes the primary switch controller 310_A is inoperable. Thus, in step 816, the secondary switch controller 310_B will initiate a switchover and thereby serve as the primary switch controller for the switch 113.

Alternately, if in step 814, if none or only a single I/O port 320 has an error bit set in its respective status register 424, then no switchover will occur. The secondary switch controller 310_B will treat the single error bit as an aberration instead of a failure flag and instruct the control registers 426 of that particular I/O port 320 to reset the status register. As such, the method proceeds to step 804, and continues to test the out-of-band signal path 317_A between the primary switch controller 310_A and the plurality of I/O ports 320. In step 818 the method 800 ends, and a redundant method is thereby implemented for confirming that the out-of-band paths 317_A between the primary switch controller 310_A and each I/O port 320 are operational.

The switch controllers 310 primarily direct the routing of data packets. The signal paths 103 and 104 stream data packets (video streams) from the I/O ports 320 to the access controllers 140 for further transmittal to a requesting subscriber. To configure the I/O ports 320 for streaming the data packets, the switch controllers 310 are capable of receiving commands from the head-end controller 130.

FIG. 3 further depicts the pair of out-of-band signal paths OOB A 317_A and OOB B 317_B (collectively OOB signal paths 317). The OOB signal paths 317 are used for transferring out-of-band control information, such as switch routing information, health status, I/O port activity, and/or otherwise between the switch controllers 310 and I/O ports 320. The switch 113 stores routing information in memory (hereinafter, Content Addressable Memory (CAM)) 422 of each I/O port 320.

In FIG. 4, the CAM 422 provides a reference table of data packet identifiers and I/O port 320 destination addresses. In particular, the CAM 422 is updated by the primary switch controller 310_A, via the out-of band signal paths 317_A, to store a table of the most current destination addresses for the in-band data packets corresponding to each video session. Thus, the CAM 422 table is used for determining which I/O port the in-band data packets are to be routed. Moreover, the switch controllers 310 update the CAM 422 table via the out-of band signal paths OOB_A 317_A or OOB_B 317_B.

A data packet, such as an MPEG data packet, includes a header having a data packet identifier for routing such packet. As the data packets are received by an I/O port 320, the I/O port 320 determines which identifier it has received, and then accesses the CAM 422 table to determine from which I/O port 320 the data packet is destined to be transmitted. Thereafter, the receiving I/O port 320 attaches a header containing the address of the destination I/O port 320 from which the data packet will be streamed to the subscriber.

For example, in FIGS. 1A and 1B, a requesting subscriber who is coupled via the first access controller 140_1 to the first I/O port 320_1, selects a movie that is stored on the second server module 106_2. The MPEG data packets forming such selected movie are distributed from the storage devices 116 on the second server module 106_2 to the subscriber via the switch 113. Therefore, the second server module 106_2 sends the data packets (streamed video) via signal path 321_2 to the fourth I/O port 320_4, as illustratively depicted.

The fourth I/O port 320_4 determines the I/O port 320 that is responsible for streaming the data packet to the packet destination point, i.e., linked to the requesting subscriber. Upon reception of the data packet, the fourth I/O port 320_4 accesses the CAM 322 and determines from the table that the requesting subscriber is coupled to the first I/O

port 320_1. The I/O port 320_4 then attaches a header on each data packet containing the destination address of the appropriate I/O port 320 coupled to the requesting subscriber equipment 124.

The data packet is then sent to the switch matrix IC 306_A via an in-band signal path 315_A, for routing to the appropriate I/O port 320, illustratively, the first I/O port 320_1. Once the switch matrix IC 306_A receives the data packet, the switch matrix IC 306_A routes the data packet back through the in-band signal path 315_A to the first I/O port 320_1. The first I/O port 320_1 then removes the header previously attached by the fourth I/O port 320_4. Thereafter, the fourth I/O port 320_4 streams the remaining MPEG data packets to the respective access controller 140 for subsequent transmission to the subscriber. In this manner, the switch controller 310 controls the routing of data packets to and from the head-end 101 and subscriber equipment 124.

In the event that the switch controller 320 fails, all of the video sessions being executed and streamed to the subscribers would be lost. Therefore, by adding a secondary switch controller 310 to the switch 113, the I/O ports 320 have an alternate switch controller available to provide an alternate in-band signal path 315 between the switch controller 310 and I/O ports 320. Accordingly, if one switch controller fails, then utilizing a redundant switch controller 310 may avert a single point of failure occurring at the switch 113.

Additionally, FIG. 3 depicts a plurality of signal paths from which the switch controllers 310_A and 310_B communicate with each other and the I/O ports 320. The designations "A" and "B" in a given signal path correspond to the signal paths pertaining to switch controllers SWC-A and SWC-B 310_A and 310_B, respectfully.

A plurality of signal paths SWIO_PRESENT 319 are used by each of the plurality of I/O ports 320 to indicate when an I/O port 320 is installed in the switch 113. Specifically, the SWIO_PRESENT signals 319 are broadcast from each I/O port 320 to each switch controller 310. Similarly, A_PRESENT and B_ PRESENT signal paths 305_A and 305_B (collectively PRESENT signal paths 305) provide each switch controller 310 and the plurality of I/O ports 320 a signal to indicate installation and connectivity in the switch 113. Therefore, once each switch controller 310 and I/O port 329 is plugged into their respective slots in a rack (e.g., Compact PCI standard rack), the signals

SWIO_PRESENT 319, A_PRESENT 305_A, and B_PRESENT 305_B are asserted and remain in such state unless the device is removed or has an intermittent connection.

Furthermore, bi-directional SERIAL_A and SERIAL_B signal paths 303_A and 303_B (collectively SERIAL signal paths 303) are coupled between each switch controller 310 and thereby permit the transfer of information between the switch processors 302 of each switch controller SWC-A and SWC-B 310. In particular, the SERIAL signal paths 303 are used by the switch processors 302_A and 302_B to inform the secondary switch controller when the primary switch controller has updated the CAM 322 table.

Signal paths SWC_A_READY and SWC_B_READY 313_A and 313_B (collectively SWC_READY signal paths 313) each indicate to the I/O ports 320 and to the other switch controller that the switch controller 310 asserting the SWC_READY signal 313 has finished booting-up. In particular, the SWC_READY signals 313_A and 313_B are set by each respective switch controller 310 when operational. Similarly, SWC_A_OK and SWC_B_OK signal paths 307_A and 307_B (collectively SWC_OK signal paths 307) each provide the operational status of the switch controller to the other switch controller 310, as well as the plurality of I/O ports 320.

For instance, if the SWC-A 310_A asserts the SWC_A_OK signal 307_A, then the switch controller SWC-B 310_B and the plurality of I/O ports 320 are thereby notified that the SWC-A 310_A is functioning properly. In addition, each SWC_OK signal 307 has a hardware timer (e.g., "watchdog timer") 304_A and 304_B (collectively SWC_OK timers 304) associated with the signal that must be periodically refreshed by software. If the switch processor 302 of the switch controller 310 fails to refresh the signal within a specified time period (illustratively, every half of a millisecond) the switch controller 310 is deemed to have "timed out", and the SWC_OK signal 307 will be de-asserted. This allows an intermittent or failed switch controller 310 to indicate non-operation via the de-assertion of this SWC_OK signal 307.

The plurality of I/O ports 320 are also coupled to each switch controller 310 via a plurality of signal paths. Specifically, A_ONLINE and B_ONLINE signal paths 311_A and 311_B (collectively ONLINE signal paths 311) are signals respectfully asserted by switch controllers SWC-A and SWC-B 310 when either switch controller 310 thinks it is, or should be, on-line. Furthermore, the ONLINE signal paths 311 are used in

conjunction with the SWC_OK and SWC_READY signal paths 307 and 313. Thus, if the SWC_A-OK 307_A, ONLINE_A 311_A, and SWC_A_READY 313_A signals are asserted by the switch controller SWC-A 310_A, then the I/O ports 320 may select the switch controller SWC-A 310_A as the primary switch controller 310 for routing data packets.

Additionally, the SWITCHOVER ENABLE_A and SWITCHOVER ENABLE_B signal paths 309_A and 309_B (collectively SWITCHOVER ENABLE signal paths 309) are coupled to each switch controller 310, as well as the plurality of I/O ports 320. The SWITCHOVER ENABLE signal paths 309 are asserted or de-asserted by the off-line secondary switch controller to provide a signal to indicate a switchover event, or prevent further switchovers to the other switch controller 310 by the plurality of I/O ports 320.

Specifically, when the SWITCHOVER ENABLE signal is asserted by the off-line secondary switch controller 310, the primary switch controller and each of the I/O ports 320 are notified that a switchover by the secondary switch controller asserting such signal is available, if required. Conversely, when the SWITCHOVER ENABLE signal 309 is de-asserted by the secondary switch controller 310, the primary switch controller and the I/O ports 320 are notified that a switchover by the secondary switch controller de-asserting such signal may occur if other conditions are satisfied.

Such other conditions may include, illustratively, if the switch controller SWC-A 310_A is signaling "on-line" (i.e., the primary switch controller) by asserting the ONLINE_A signal 311_A, then any change to the SWITCHOVER ENABLE_A signal 309_A on the primary switch controller 310_A is ignored. Thus, the primary switch controller SWC-A 310_A will continue to update to the CAM 322 tables and direct data packet traffic from and to each I/O port 320. Additionally, the secondary switch controller SWC-B 310_B will continue to query each of the I/O ports 320 by polling the status registers 324 via the out-of-band OOB_B signal path 317_B.

However, if the secondary switch controller 310_B detects error bits stored in the status registers 324 of at least more than one of the I/O ports 320, then the offline secondary switch controller SWC-B 310_B will initiate a switchover. When the secondary switch controller SWC-B 310_B de-asserts the SWITCHOVER ENABLE_B signal 309_B, a switchover will occur if the SWC_B_OK 307_B, SWC_B_READY 313_B, and B_ONLINE 311_B signals are asserted. Thereafter, the former offline secondary switch controller,

SWC-B becomes the online primary switch controller and will provide updates to the CAM 322 tables and direct routing of the in-band data packets.

Another condition, illustratively, is when the SWC_OK timer 304, utilized by the SWC_OK signals 307 of each switch controller 310 and I/O ports 320, elapses during one of the periodic self-diagnostic tests. Thereafter, the SWC_OK signal 307 of such switch controller 310 is de-asserted. In this instance, the switchover to the remaining operable switch controller 310 will occur in a similar manner as illustrated above.

For example, assuming both switch controllers SWC-A 310_A and SWC-B 310_B are operational, and thereafter, the SWC-A switch controller 310_A times out during one of the self-diagnostic tests, then the SWC_A_OK signal 307_A is de-asserted by the SWC-A switch controller 310_A. The SWC-B 310_B switch controller then asserts its ONLINE_B signal 311_B, and subsequently de-asserts the SWITCHOVER ENABLE_B signal 309_B. Upon the de-assertion transition (e.g., HIGH to LOW transition state) of the SWITCHOVER ENABLE_B signal 309_B, the switchover to SWC-B 310_B occurs. Once a switchover has occurred, no further switchover is possible until corrective action is implemented for the non-operational switch controller SWC-A 310_A.

FIG. 5 depicts a flowchart of a second method that facilitates fault tolerance at a head-end of an interactive information distribution system. In particular, the second method 500 depicts a method of operation for redundant switch controllers. For the convenience of the reader, method 500 should be viewed in conjunction with FIG. 3.

Method 500 begins at step 501, and proceeds to step 502 where the switch controllers are powered up. In step 504A, the method 500 queries whether the SWC_A_READY signal from the SWC-A switch controller is in an asserted state. Likewise, In step 504B, the method 500 queries whether the SWC_B_READY signal from the SWC-B switch controller is in an asserted state. The SWC_READY signals indicate to the I/O ports and to the other switch controller that each switch controller has completed booting up. In the normal mode of operation, the SWC_READY signals are de-asserted by each switch controller until powered up. Additionally, the SWC-A switch controller is by default, the primary switch controller provided the SWC-A switch controller is operable. Furthermore, and for illustrative purposes herein, the reader is also

directed to presume that the SWC-A switch controller is the primary switch controller and the SWC-B switch controller is the secondary switch controller.

If, in steps 504A and 504B, the query is answered negatively, i.e., the SWC_READY signal is not asserted, then the method 500 waits until the boot-up process for both switch controllers SWC-A and SWC-B is complete. If, in steps 504A and 504B, neither the SWC-A nor SWC-B switch controllers assert a SWC_READY signal, then the method 500 goes into a loop until the method 500 "times out". Both switch controllers are deemed non-operational and require corrective action by a system administrator.

If, in step 504A, the query is answered affirmatively, i.e., a SWC_READY signal is asserted for the switch controller SWC-A, then the method 500 proceeds to step 506A. Likewise, If, in step 504B, the query is answered affirmatively, i.e., a SWC_READY signal is asserted for the SWC-B, then the method 500 proceeds to step 506B. In steps 506A and 506B, a query is performed to determine if the switch controllers are operational. The method 500 provides that each switch controller must assert a SWC_OK signal to indicate to the other switch controller and the I/O ports that the switch controller has passed the self-diagnostic tests.

If, in steps 506A, the SWC-A switch controller asserts that it is operational via a SWC_A_OK signal, then, regardless of what the SWC-B switch controller has, or has not asserted in steps 504B and 506B, (i.e., the SWC_B_READY, and/or SWC_B_OK signals), then the SWC-A switch controller proceeds to step 510. In step 510, the SWC-A is by default the primary switch controller and asserts the ONLINE_A signal as such. In this manner, the I/O ports may select the SWC-A switch controller to route the data packets.

Once the switch controller SWC-A has become operational and asserted its respective ONLINE_A signal in step 510, the SWC-A switch controller is available as the primary switch controller for routing data packets, and the method 500 proceeds to step 516. In step 516, the SWC-A switch controller determines if the other switch controller will be available to serve as a secondary switch controller, and as such, whether to enable or disable the switchover function.

Specifically, the method 500 again queries whether the SWC-B switch controller has asserted its respective SWC_B_READY signal. If the query is answered negatively, then the method proceeds to step 518 where the method 500 waits for a specified period set by the watchdog timer for a response. If there is not an assertion of the SWC_B_READY signal in the specified time period, the watchdog timer elapses, and the method 500 proceeds to step 524 where the method 500 ends, and the switchover function for the SWC-B switch controller is disabled.

If, in step 516, the SWC_B_READY signal is asserted by the SWC-B switch controller, then the method proceeds to step 520 where another query is performed. In step 520, the query is performed by the SWC-A switch controller to ascertain if the SWC_B_OK signal has been asserted by the SWC-B switch controller. If the query is answered negatively, the method 500 again proceeds to step 524 where the method 500 ends, and the switchover function for the SWC-B switch controller is disabled.

If, however, in step 520, the SWC_B_OK signal is affirmatively answered, then the method proceeds to step 522, where the SWC-B switch controller asserts the SWITCHOVER ENABLE_B signal. The SWITCHOVER ENABLE_B signal notifies the primary switch controller SWC-A and the I/O ports that the secondary switch controller SWC-B is enabled for a switchover operation, if required. The method 500 then proceeds to step 524 where the method 500 ends.

Referring back to step 506A, if the SWC-A switch controller fails to assert a SWC_A_OK signal, then the method proceeds to step 508. In step 508, the SWC-A switch controller waits for the SWC-B switch controller to assert its respective SWC_B_READY signal. When the SWC-B switch controller asserts its respective SWC_B_READY signal, the method 500 proceeds to step 506B. In step 506B, the self-diagnostics tests are performed. If, in step 506B, the SWC-B switch controller has not passed the self-diagnostic tests, then the SWC-B switch controller has failed and the switch requires corrective action by the system administrator.

However, if in step 506B, the SWC-B switch controller asserts the SWC_B_OK signal, then the method proceeds to step 512. Step 512 may occur only once in method 500. Furthermore, the step 512 is provided in the event that the SWC-A switch controller is operational, but the SWC-B switch controller has asserted its respective

SWC_B_READY and SWC_B_OK signals prior to SWC-A completing its respective boot-up and self-diagnostic tests. Thus, in step 512, the SWC-B switch controller checks and waits for the SWC-A switch controller to assert the SWC_A_READY and SWC_A_OK signals as depicted in steps 504A and 506A, before the specified time elapses. Thus, step 512 is performed to allow the SWC-A switch controller to have the opportunity to function as the primary switch controller by default whenever the SWC-A switch controller is operational.

Therefore, in step 512, if the SWC-A switch controller does not assert the SWC_A_READY signal before the watchdog timer of the SWC-B switch controller times out, then the SWC-A switch controller is deemed non-operational. The method 500 then proceeds to step 514. In step 514, the SWC-B switch controller asserts the ONLINE_B signal and the method 500 proceeds to step 524, where the method 500 ends. Thereafter, the SWC-B switch controller assumes the role of the primary switch controller for routing packets of in-band data, and the SWC-A switch controller will require corrective action by the system administrator.

In this manner, the method 500 advantageously utilizes an additional switch controller 310 for increasing fault tolerance at the switch 113. Furthermore, the switch controller 310 is capable of performing self-diagnostic tests to determine operation and status of each switch controller. In the event of a failure, a switchover from the primary switch controller to the secondary switch controller reduces a single point of failure at a switch controller, and thereby allows for continued switch 113 operation during the course of the subscriber video sessions.

FIG. 6 depicts a flowchart of a method of switchover in the event of a switch controller failure. The method 600 begins at step 601 where the "offline" secondary switch controller decides to switchover as the primary switch controller. Switchover may occur in illustratively, instances where the SWC_OK signal expires, or the inter-switch processor serial communications fail between the switch controllers, or the Ethernet communications fail, or the I/O port's out-of-band OOB watchdog timer has expired. In step 602, switch controller SWC-A is, by default, the "online" primary switch controller, and switch controller SWC-B is currently the offline secondary switch controller.

In step 604, the secondary switch controller SWC-B de-asserts the SWITCHOVER ENABLE_B signal coupled to the primary switch controller SWC-A and plurality of I/O ports. The method 600 proceeds to step 606 where a query is performed to determine if the SWC_B_OK signal is asserted. If, in step 606, the query is answered negatively, then the secondary switch controller SWC-B is non-operational, i.e., has failed. The method 600 then proceeds to step 602 where the primary switch controller SWC-A remains online as the primary switch controller and the system administrator is notified of a possible failure of the secondary switch controller.

If, in step 606, the query is answered positively, i.e., the SWC_B_OK signal is asserted by the SWC-B switch controller, then the method 600 proceeds to step 608. In step 608 a second query is performed to determine if the ONLINE_B signal is asserted by the SWC-B secondary switch controller. If, in step 608, the query is answered negatively, then the secondary switch controller SWC-B has disabled the switchover capabilities. The method 600 then proceeds to step 602 where the primary switch controller SWC-A remains online.

If, in step 608, the query is answered positively, i.e., the SWC-B has asserted an ONLINE_B signal, then the method 600 proceeds to step 610. In step 610 a third query is performed to determine if the SWC_B_READY signal is asserted by the SWC-B secondary switch controller. If, in step 610, the query is answered negatively, then the secondary switch controller SWC-B is non-operational, i.e., the secondary switch controller has failed. The method 600 then proceeds to step 602 where the primary switch controller SWC-A remains online and the system administrator is notified of a possible failure of the secondary switch controller.

If, in step 610, the query is answered positively, i.e., the SWC_B_READY signal is asserted by the SWC-B secondary switch controller, then the method 600 proceeds to step 612 where the SWC-B switch controller is switched over to serve as the primary switch controller. In step 614 the method 600 ends and the I/O ports will be primarily controlled via the SWC-B switch controller.

Fault tolerance is achieved by adding redundant signal paths between a plurality of sever modules and head-end controllers. Specifically, a pair of switches interconnect, via two signal paths, each server module to each of the head-end controllers.

Furthermore, duplicate messages are each sent along alternate signal paths each time a communication occurs between the head-end controller and server modules, in case one of the signal paths fails. Thus, a single point of failure occurring in the communications paths between the head-end controllers and plurality of server modules has been averted.

In a similar manner, fault tolerance has been improved at the video switch. Specifically, a secondary switch controller has been provided to monitor the state of the I/O ports, as well as the primary switch controller. In the event of a failure, the secondary switch controller may initiate a switchover to serve as the primary switch controller, and thereby continue the routing of data packets during a video session. Thus, a single point of failure occurring in the video switch has been averted. Although various embodiments that incorporate the teachings of the present invention have been shown and described in detail herein, those skilled in the art can readily devise many other varied embodiments that still incorporate these teachings.

CLAIMS

What is claimed is:

1. An apparatus having redundant provider equipment for improving fault tolerance, comprising:

a server, comprising a plurality of server modules coupled to a video switch; and

at least one head-end controller coupled to each server module of said plurality of server modules via at least two signal paths, wherein communications between said at least one head-end controller and each of said server modules is coincidentally sent through the at least two signal paths.

2. The apparatus of claim 1, wherein a plurality of subscriber equipment capable of interfacing with said at least one head-end controller and server for receiving video information upon request.

3. The apparatus of claim 2, wherein said at least two signal paths comprise:

at least two switches coupled between said at least one head-end controller and each of said server modules within said plurality of server modules.

4. The apparatus of claim 3, wherein:

an initial message sent between said at least one head-end controller and at least one of said server modules is routed from the at least one head-end controller, through one of said at least two switches, to said one of said server modules;

a redundant message sent between said at least one head-end controller and said at least one of said server modules is routed from the at least one head-end controller, through a second of said at least two switches, to said one of said server modules; and

wherein said one of said server modules accepts either said initial message or said redundant message arriving first.

5. The apparatus of claim 4, wherein:

said one of said server modules disregards either said initial message or said redundant message arriving last.

6. The apparatus of claim 5, wherein:

an initial acknowledgement is routed from said one of said server modules, through one of said at least two switches, to the at least one head-end controller;

a redundant acknowledgement is routed from said one of said server modules, through a second of said at least two switches, and to the at least one head-end controller; and

wherein said at least one head-end controller accepts either said initial acknowledgement or said redundant acknowledgement arriving first.

7. The apparatus of claim 6, wherein:

said at least one head-end controller disregards either said initial acknowledgement or said redundant acknowledgement arriving last.

8. The apparatus of claim 1, wherein said video switch comprises:

a plurality of I/O ports coupled to said plurality of server modules and said plurality of subscriber equipment for transferring said video information; and

at least two switch controllers coupled to said at least one head-end controller and said plurality of I/O ports, wherein one of said at least two switch controllers serves as a primary switch controller for routing said video information between said plurality of I/O ports, and a second switch controller serves as a secondary switch controller for monitoring status of said plurality of I/O ports and said primary switch controller, whereby said secondary switch controller initiates a switchover in an instance of a failure occurring at said primary switch controller.

9. The apparatus of claim 8 wherein said primary switch controller is coupled to said at least one head-end controller via said one of said at least two switches, and said secondary switch controller is coupled to said at least one head-end controller via said second of said at least two switches.

10. The apparatus of claim 8, wherein said primary switch controller is coupled to said at least one head-end controller via said at least two switches, and said secondary switch controller is coupled to said at least one head-end controller via said at least two switches.

11. The apparatus of claim 8, wherein each of said at least two switch controllers further comprise:

a switch processor for processing control commands between said head-end controllers and said primary and secondary switch controllers, between said primary switch controller and said secondary switch controller, and between said primary and secondary switch controllers and said plurality of I/O ports;

a switch matrix IC for routing said video information between said primary switch controller and said plurality of I/O ports; and

a switch controller timer for periodically querying the operational status of said primary and secondary switch controllers.

12. The apparatus of claim 8, wherein each I/O port of said plurality of I/O ports comprises:

a memory table coupled to said at least two switch controllers for defining routing addresses of said video information to be routed, wherein said primary switch controller periodically updates each said memory table of said plurality of I/O ports;

a plurality of control registers coupled to said at least two switch controllers for receiving periodic message commands from said primary switch controller;

a plurality of timers coupled to said plurality of control registers;

a plurality of status registers for registering error bits, in an instance where at least one of said plurality of timers elapses prior to being reset from one of said periodic message commands, wherein said secondary switch controller periodically polls said status registers to determine whether to initiate a switchover event.

13. The apparatus of claim 12 wherein said primary switch controller sends periodic pinging messages to said plurality of control registers for monitoring said switch matrix of said primary switch controller; said plurality of control registers set a first portion of said plurality of timers upon receiving said periodic ping messages; said primary switch controller sets an acknowledgement bit at said plurality of status registers; said secondary switch controller monitors said acknowledgment bits set in said plurality of status registers; and said secondary switch controller switches over to serve as said primary switch controller in an instance where a plurality of said acknowledgement bits are not set.

14. The apparatus of claim 12 wherein said primary switch controller sends periodic polling messages to said plurality of control registers to monitor an out-of-band signal path of said primary switch controller; said plurality of control registers set a second portion of said plurality of timers upon receiving said periodic polling messages; said plurality of control registers set an error bit at said plurality of status registers in an instance where said second portion of said plurality of timers elapse prior to a next polling message; said secondary switch controller monitors said error bits set in said plurality of status registers; and said secondary switch controller switches over to serve as said primary switch controller in an instance where a plurality of said error bits are detected.

15. A method of providing redundant provider equipment for improving fault tolerance, comprising the steps of:

transmitting a plurality of messages having duplicate content from a primary head-end controller to at least one server module;

routing said plurality of messages via alternate signal paths;

accepting one of said plurality of messages that arrives at said at least one server module first;

disregarding said plurality of messages that arrives at said at least one server module thereafter; and

transmitting a plurality of acknowledgements to said primary head-end controller having sent said plurality of messages.

16. The method of claim 15, further comprising the steps of:

routing said plurality of acknowledgements via said alternate signal paths;

accepting one of said plurality of acknowledgements that arrives at said primary head-end controller first; and

disregarding said plurality of acknowledgements that arrives at said primary head-end controller thereafter.

17. A method of improving fault tolerance at a video switch, comprising the steps of:

asserting a switch controller READY signal at each of a plurality of switch controllers;

performing self-diagnostic tests and asserting a switch controller OK signal upon passing said self-diagnostic tests at each of said switch controllers;

indicating primary switch controller functionality by asserting a respective ONLINE signal by one of said plurality of switch controllers;

indicating secondary switch controller functionality by de-asserting a respective switch controller ONLINE signal;

monitoring said switch status via a secondary switch controller; and

initiating a switchover event in an instance where said primary switch controller is determined to be inoperable.

18. The method of claim 17, comprising the steps of:

periodically performing said self-diagnostic tests at said primary and secondary switch controllers;

initiating said switch controller OK signal after each periodic self-diagnostic test prior to a timer elapsing; and

de-asserting said switch controller OK signal in an instance where said primary or secondary switch controller fails to pass said self-diagnostic tests prior to said timer elapsing.

19. The method of claim 18, comprising the step of:

asserting said ONLINE signal by one of said plurality of switch controllers in a default mode of operation, wherein said asserting switch controller serves as said primary switch controller.

20. A method of improving fault tolerance at a video switch, comprising the steps of:

sending a periodic pinging command to a control register at an I/O port via a primary switch controller for testing a switch matrix of a primary switch controller;

setting a timer of said I/O port via said control register upon receiving said periodic pinging command;

setting an acknowledgement bit in a status register of said I/O port via said switch matrix of said primary switch controller;

monitoring status of a status register in said I/O port via a secondary switch controller; and

resetting said timer via said control register in an instance where said timer of said I/O port elapses before said switch matrix of said primary switch controller sets said acknowledgement bit in said status register.

21. The method of claim 20 comprising the step of:

initiating a switchover event in an instance where said plurality of I/O ports fail to set said acknowledgment bits set in said status registers, wherein said secondary switch controller switches over to serve as said primary switch controller .

22. A method of improving fault tolerance at a video switch, comprising the steps of:

sending a periodic polling command to a control register in an I/O port via a primary switch controller;

setting a timer in said I/O port via said control register upon receiving said periodic polling command;

monitoring status of a status register in said I/O port via a secondary switch controller;

setting an error message in a status register of said I/O port in an instance where said timer of said I/O port elapses before said control register resets said timer from a next polling command; and

resetting said timer via said primary switch controller.

23. The method of claim 22 comprising the step of:

initiating a switchover event in an instance where a plurality of status registers in a plurality of I/O ports have said error messages set in said status registers, wherein said secondary switch controller switches over to serve as said primary switch controller.

24. The method of claim 22 comprising the step of broadcasting said polling command to a plurality of said I/O ports simultaneously.

25. The method of claim 22 comprising the step of pointcasting said polling command to a plurality of said I/O ports consecutively.

ABSTRACT

Apparatus and method providing improved fault tolerance through redundancy of hardware and software suitable for use in a head-end of an interactive information distribution system. Communications between each of a head-end controllers and each of the server modules are coincidentally sent along at least two signal paths to provide to additional fault tolerance in the event one of the signal paths becomes inoperable. In one embodiment, a video switch comprises a plurality of I/O ports coupled between a plurality of server modules and a plurality of subscriber equipment for transferring video information between the server and the subscriber equipment. A primary and secondary switch controller are each coupled to the head-end controllers and the plurality of I/O ports. The primary switch controller is used for routing data packets containing said video information between the plurality of I/O ports. The secondary switch controller monitors status of the primary switch controller and I/O ports, and initiates a switchover event in an instance where the primary switch controller exhibits a failure.


102
101
113
310A
310B
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/OY
SWC A
SWC B
103
104
320P
321P
106P
SMP
SM1
SM2
SM3
PROCESSOR
MEMORY
STORAGE DEVICE
115
117
116
317A
317B
ETHERNET SWITCH 1
ETHERNET SWITCH 2
144
118
PRIMARY HEAD-END CONTROLLER
MANAGING modules
STORAGE DEVICE
PROCESSOR
MEMORY
130
135
SECONDARY HEAD-END CONTROLLER
132
137
136
112
100

FIG. 1A

FIG. 1B


100
1A
1B
112
ETHERNET
140
140_1
140_2
140_m
FROM STREAM SERVER (102)
103
104
ACCESS CONTROLLER
ACCESS CONTROLLER
ACCESS CONTROLLER
TRANSPORT SUBSYSTEM
110
118
SET-TOP BOX
120
INPUT DEVICE
122
DISPLAY
SUBSCRIBER EQUIPMENT
124_1
SUBSCRIBER EQUIPMENT
124_2
SUBSCRIBER EQUIPMENT
124_x
124


101
102
103
104
113
310A
310B
SWC A
SWC B
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/Or
To AC's (140)
SM1
SM2
SM3
SMp
PROCESSOR
MEMORY
STORAGE DEVICE
115
117
116
106p
ETHERNET SWITCH 1
ETHERNET SWITCH 2
PRIMARY Head-END CONTROLLER
MANAGING modules
STORAGE DEVICE
PROCESSOR
MEMORY
135
SECONDARY HEAD-END CONTROLLER
130p
132
137
136
112

FIG. 1C

FIG. 2

200

START 201

Primary Head-End Controller transmits Two messages having duplicate information To a server module 202

Each message is routed via An Alternate signal path To the same server module 204

A message that Arrives first at the server module is Accepted 206

A message that Arrives After the first message has been Accepted, is there After disregarded 208

Server module sends back Two Acknowledgement signals To the Primary head-end controller After Accepting the first Arriving message 210

Each Acknowledgement signal is routed via An Alternate signal path To the same Primary head-End controller 212

Primary Head-End Controller accepts first Acknowledgement signal received And disregards the other Acknowledgement signal there After. 214

END 216


320
320₁
320₂
320₃
320₄
320₅
320
SW IO₁
SW IO₂
SW IO₃
SW IO₄
SW IO₅
SW IO
307A
305B
305A
307B
309B
309A
A_ONLINE
SWIO PRESENT
OOB A
IB-A
SWCA_READY
OOB B
IB-B
SWCB_READY
B_ONLINE
311A
319
317A
315A
313A
313B
319
317A
317B
315B
313B
311B
SWITCHOVER ENABLED A
SWITCHOVER ENABLED B
SWC_A_OK
SWC_B_OK
A_PRESENT
B_PRESENT
SERIAL_A
SERIAL_B
309A
309B
307A
307B
305A
305B
303A
303B
SW PROCESSOR 302A
SW MATRIX 306A
SWC_OK TIMER 304A
SW PROCESSOR 302B
SW MATRIX 306B
SWC_OK TIMER 304B
310A
SWC-A
310B
SWC-B
317A
OOB-A
317B
OOB-B
TO HEAD-END CONTROLLERS

FIG. 3

FIG. 4


320
I/O PORT
CAM
422
OOB BUS TIMER
430
IB PORT TIMER
428
CONTROL REGISTERS
426
STATUS REGISTERS
424
317A
315A
317B
315B
From Primary switch Controller
From Secondary switch Controller


START
501
Power on the SWITCH Rack
502
504A
Is A_READY Asserted?
N
504B
Is B_READY Asserted?
N
Y
Y
506A
Is A_OK asserted?
N
508
Wait for B_READY to assert (no timeout)
506B
Is B_OK asserted?
N
Y
512
Y
510
Assert A_ONLINE
Ready
Wait for A_READY to assert
Timeout
516
IS B_READY ASSERTED ?
N
WAIT FOR B_READY TO ASSERT
518
Y
Timeout
520
IS B_OK ASSERTED
No
514
ASSERT B_ONLINE
yes
522
Assert Switchover_ Enable_B
524
END

FIG.5


600
START
601
SWC-A is ONLINE and SWC-B is OFFLINE
602
SWC-B deASSERTS SWITCHOVER ENABLE-B SIGNAL
604
IS B_OK ASSERTED ?
606
NO
B ~~died~~ failed
YES
IS B_ONLINE ASSERTED ?
608
B Disabled Switchover
NO
YES
is B_READY asserted ?
610
B failed
NO
YES
SWITCHOVER TO B
612
END
614

FIG. 6.

FIG. 7


700
START
701
Setting A frequency for pinging between each I/O port and enabling each IB PORT TIMER
702
Pinging from an originator I/O port to a recipient I/O port through a switch matrix via an IN-band signal path
704
ACKnowledging from the recipient I/O port to the originator I/O port through the switch matrix
706
708
TIMER ELAPSE ?
NO
Proceed To step 712
YES
Setting an error bit in a status register of an I/O port not receiving the Acknowledgment in a timely manner
710
Poking the status registers of each I/O port via an off-Line secondary switch controller
712
what's poking
714
error bits set ?
NO
Proceed To step 704
YES
Switchover To secondary switch controller
716
END
718

FIG. 8


800
START
801
Setting a frequency for Poking a Plurality of I/O ports from a primary Switch controller via an OOT-of-BAND signal PATH
802
Poking the plurality of I/O ports from the primary switch controller
804
Resetting an OOB bus Timer in each I/O port
806
OOB Timer LAPSE
808
NO
Proceed To step 812
yes
recording an error bit in The STATUS registers
810
Querying the STATUS registers of each I/O port via an off-Line Secondary Switch controller
812
ERROR bits SET ?
814
NO
Proceed To STep 804
yes
Switchover To secondary Switch controller
816
END
818

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

This declaration is of the following type:

- ☒ original
- ☐ divisional
- ☐ continuation
- ☐ continuation-in-part

INVENTORSHIP IDENTIFICATION

My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

TITLE OF INVENTION

METHOD AND APPARATUS OF LOAD SHARING AND IMPROVING FAULT TOLERANCE IN AN INTERACTIVE VIDEO DISTRIBUTION SYSTEM

SPECIFICATION IDENTIFICATION

The specification of which:

☒ is attached hereto

☐ was filed on _____ , under Serial No. _____ , executed on even date herewith; or

☐ Express Mail No. _____ (as Serial No. not yet known)

and was amended on _____ (if applicable)

☐ was described and claimed in PCT International Application No. _____ filed on _____ and as amended under PCT Article 19 on _____ .

ACKNOWLEDGEMENT OF REVIEW OF PAPERS AND DUTY OF CANDOR

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56, and which is material to the examination of this application; namely, information where there is a substantial likelihood that a reasonable Examiner would consider it important in deciding whether to allow the application to issue as a patent, and

☐ In compliance with this duty, there is attached an Information Disclosure Statement in accordance with 37 CFR §1.98.

PRIORITY CLAIM (35 U.S.C. §119)

I hereby claim priority benefits under Title 35, United States Code, §119, of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America or of any United States Provisional Application(s) listed below, and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one

country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed.

☐ No such applications have been filed.

☒ Such applications have been filed as follows:

A. Prior foreign/PCT/provisional application(s) filed within 12 mos. (6 mos. for design) prior to this application, and any priority claims under 35 U.S.C. §119

Country/PCT	Application No	Date Filed	Priority Claimed
U.S. Provisional	60/170,287	12/10/99	☒ YES ☐ NO
			☐ YES ☐ NO
			☐ YES ☐ NO

B. All foreign application(s), if any, filed more than 12 mos. (6 mos for design) prior to this U.S. application

Country:
Application No:
Filing date:

PRIOR U.S. APPLICATION(S) FOR WHICH BENEFIT UNDER 35 U.S.C. §120 IS CLAIMED

Serial No.	Filing Date	Status: Patented	Pending	Abandoned
		☐ patented	☐ pending	☐ abandoned
		☐ patented	☐ pending	☐ abandoned
		☐ patented	☐ pending	☐ abandoned

POWER OF ATTORNEY

I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Charles Lee Thomason	Reg. No. 31,431	Eamon J. Wall	Reg. No. 39,414
Raymond R. Moser Jr.	Reg. No. 34,682	R. Gale Rhodes Jr.	Reg. No. 19833
Joseph Pagnotta	Reg. No. 39,322	Wan Yee Cheung	Reg. No. 42,410
Kin-Wah Tong	Reg. No. 39,400		

Send correspondence to:

Thomason, Moser & Patterson LLP
The Galleria -- 2d Floor
2-40 Bridge Ave.
Post Office Box 8160
Red Bank, NJ 07701

Direct telephone calls to:

EAMON J. WALL
732-530-9404

DECLARATION

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and, further, that these

statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Sec. 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full name of **sole or first** inventor: Stephen R. Vogel

Inventor's signature: _____ Date: 3-22-0

Residence: 205 Brandywine Court, Medford, NJ 08055

Post Office Address: same as above

Country of Citizenship: U.S.A.

Full name of **second** inventor: James B. Armstrong

Inventor's signature: James B. Armstrong Date: 3/22/00

Residence: 156 Nassau Street, Princeton, NJ 08542

Post Office Address: same as above

Country of Citizenship: U.S.A.

Full name of **third** inventor: Hiep T. Nguyen

Inventor's signature: Hiep T. Nguyen Date: 3/22/00

Residence: 6544 Alyssa Drive, San Jose, CA 95138

Post Office Address: same as above

Country of Citizenship: U.S.A.

Full name of **fourth** inventor:

Inventor's signature: _____ Date: _____

Residence:

Post Office Address:

Country of Citizenship:

Full name of **fifth** inventor:

Inventor's signature: _____ Date: _____

Residence:

Post Office Address:

Country of Citizenship:

Full name of **sixth** inventor:

Inventor's signature: _____ Date: _____

Residence:

Post Office Address:

Country of Citizenship: